Zhiyong He Sébastien Roy 0002 Paul Fortier FPGA Implementation of LDPC Decoders Based on Joint Row-column Decoding Algorithm. 1653-1656 2007 conf/iscas/2007 ISCAS http://doi.ieeecomputersociety.org/10.1109/ISCAS.2007.378837 db/conf/iscas/iscas2007.html#HeRF07