BibTeX record conf/iscas/CaiG21

download as .bib file

@inproceedings{DBLP:conf/iscas/CaiG21,
  author       = {Zhanyuan Cai and
                  Wei Gao},
  title        = {Efficient Fast Algorithm and Parallel Hardware Architecture for Intra
                  Prediction of {AVS3}},
  booktitle    = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2021,
                  Daegu, South Korea, May 22-28, 2021},
  pages        = {1--5},
  publisher    = {{IEEE}},
  year         = {2021},
  url          = {https://doi.org/10.1109/ISCAS51556.2021.9401121},
  doi          = {10.1109/ISCAS51556.2021.9401121},
  timestamp    = {Tue, 07 Sep 2021 15:04:30 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/CaiG21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.