![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/isca/Luk01
@inproceedings{DBLP:conf/isca/Luk01, author = {Chi{-}Keung Luk}, editor = {Per Stenstr{\"{o}}m}, title = {Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors}, booktitle = {Proceedings of the 28th Annual International Symposium on Computer Architecture, {ISCA} 2001, G{\"{o}}teborg, Sweden, June 30-July 4, 2001}, pages = {40--51}, publisher = {{ACM}}, year = {2001}, url = {https://doi.org/10.1145/379240.379250}, doi = {10.1145/379240.379250}, timestamp = {Fri, 24 Mar 2023 00:02:38 +0100}, biburl = {https://dblp.org/rec/conf/isca/Luk01.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.