![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/icpp/ZhuWZ18
@inproceedings{DBLP:conf/icpp/ZhuWZ18, author = {Xian Zhu and Robert Wernsman and Joseph Zambreno}, title = {Improving First Level Cache Efficiency for GPUs Using Dynamic Line Protection}, booktitle = {Proceedings of the 47th International Conference on Parallel Processing, {ICPP} 2018, Eugene, OR, USA, August 13-16, 2018}, pages = {64:1--64:10}, publisher = {{ACM}}, year = {2018}, url = {https://doi.org/10.1145/3225058.3225104}, doi = {10.1145/3225058.3225104}, timestamp = {Wed, 21 Nov 2018 12:44:17 +0100}, biburl = {https://dblp.org/rec/conf/icpp/ZhuWZ18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.