![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/icpp/XiangYWLW19
@inproceedings{DBLP:conf/icpp/XiangYWLW19, author = {Yaocheng Xiang and Chencheng Ye and Xiaolin Wang and Yingwei Luo and Zhenlin Wang}, title = {{EMBA:} Efficient Memory Bandwidth Allocation to Improve Performance on Intel Commodity Processor}, booktitle = {Proceedings of the 48th International Conference on Parallel Processing, {ICPP} 2019, Kyoto, Japan, August 05-08, 2019}, pages = {16:1--16:12}, publisher = {{ACM}}, year = {2019}, url = {https://doi.org/10.1145/3337821.3337863}, doi = {10.1145/3337821.3337863}, timestamp = {Sun, 06 Aug 2023 20:52:13 +0200}, biburl = {https://dblp.org/rec/conf/icpp/XiangYWLW19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.