![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/iccd/WangWHWG05
@inproceedings{DBLP:conf/iccd/WangWHWG05, author = {Laung{-}Terng Wang and Xiaoqing Wen and Po{-}Ching Hsu and Shianling Wu and Jonhson Guo}, title = {At-Speed Logic {BIST} Architecture for Multi-Clock Designs}, booktitle = {23rd International Conference on Computer Design {(ICCD} 2005), 2-5 October 2005, San Jose, CA, {USA}}, pages = {475--478}, publisher = {{IEEE} Computer Society}, year = {2005}, url = {https://doi.org/10.1109/ICCD.2005.119}, doi = {10.1109/ICCD.2005.119}, timestamp = {Thu, 23 Mar 2023 23:59:56 +0100}, biburl = {https://dblp.org/rec/conf/iccd/WangWHWG05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.