Rajesh Garg Sunil P. Khatri A novel, highly SEU tolerant digital circuit design approach. 14-20 2008 ICCD http://dx.doi.org/10.1109/ICCD.2008.4751834 conf/iccd/2008 db/conf/iccd/iccd2008.html#GargK08