@inproceedings{DBLP:conf/iccad/SinhaSZ05,
author = {Debjit Sinha and
Narendra V. Shenoy and
Hai Zhou},
title = {Statistical gate sizing for timing yield optimization},
booktitle = {ICCAD},
year = {2005},
pages = {1037-1041},
crossref = {DBLP:conf/iccad/2005},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/iccad/2005,
title = {2005 International Conference on Computer-Aided Design (ICCAD'05),
November 6-10, 2005, San Jose, CA, USA},
booktitle = {ICCAD},
publisher = {IEEE Computer Society},
year = {2005},
isbn = {0-7803-9254-X},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2005-12-01 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
