Kazuhiro Nakamura Kazuyoshi Takagi Shinji Kimura Katsumasa Watanabe Waiting false path analysis of sequential logic circuits for performance optimization. 392-395 1998 ICCAD http://doi.acm.org/10.1145/288548.289059 db/conf/iccad/iccad1998.html#NakamuraTKW98