BibTeX record conf/icarcv/KopczynskiG20

download as .bib file

@inproceedings{DBLP:conf/icarcv/KopczynskiG20,
  author       = {Maciej Kopczynski and
                  Tomasz Grzes},
  title        = {Parallelized Hardware Rough Set Processor Architecture in {FPGA} for
                  Core Calculation in Big Datasets},
  booktitle    = {16th International Conference on Control, Automation, Robotics and
                  Vision, {ICARCV} 2020, Shenzhen, China, December 13-15, 2020},
  pages        = {1098--1103},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/ICARCV50220.2020.9305402},
  doi          = {10.1109/ICARCV50220.2020.9305402},
  timestamp    = {Sun, 25 Jul 2021 11:48:40 +0200},
  biburl       = {https://dblp.org/rec/conf/icarcv/KopczynskiG20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.