Akira Yamawaki Masahiko Iwane An efficient parallel processing using a cache memory with synchronization on a Soc-multiprocessor. 142-147 2005 conf/iastedCCS/2005 Circuits, Signals, and Systems db/conf/iastedCCS/iastedCCS2005.html#YamawakiI05