![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/iastedCCS/VasudevanPL04
@inproceedings{DBLP:conf/iastedCCS/VasudevanPL04, author = {Dilip P. Vasudevan and James Patrick Parkerson and Parag K. Lala}, editor = {M. H. Rashid}, title = {Logic implementation using a reversible gate}, booktitle = {Proceedings of the Second {IASTED} International Conference on Circuits, Signals, and Systems, Clearwater Beach, FL, USA, November 28, 2004 - December 1, 2004}, pages = {452--456}, publisher = {{IASTED/ACTA} Press}, year = {2004}, timestamp = {Tue, 25 May 2010 09:27:18 +0200}, biburl = {https://dblp.org/rec/conf/iastedCCS/VasudevanPL04.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.