FPGA-based high performance page layout segmentation.

Nalini K. Ratha Anil K. Jain Diane T. Rover FPGA-based high performance page layout segmentation. 29-34 1996 conf/glvlsi/1996 Great Lakes Symposium on VLSI http://csdl.computer.org/comp/proceedings/glsvlsi/1996/7502/00/75020029abs.htm db/conf/glvlsi/glvlsi1996.html#RathaJR96