FPGA interconnect sizing using extended logical effort model.

Haile Yu FPGA interconnect sizing using extended logical effort model. 695-696 2008 FPL http://dx.doi.org/10.1109/FPL.2008.4630042 conf/fpl/2008 db/conf/fpl/fpl2008.html#Yu08