![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/fpl/TrainorW96
@inproceedings{DBLP:conf/fpl/TrainorW96, author = {David W. Trainor and Roger F. Woods}, editor = {Reiner W. Hartenstein and Manfred Glesner}, title = {Architectural Synthesis and Efficient Circuit Implementation for Field Programmable Gate Arrays}, booktitle = {Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 6th International Workshop on Field-Programmable Logic, {FPL} '96, Darmstadt, Germany, September 23-25, 1996, Proceedings}, series = {Lecture Notes in Computer Science}, volume = {1142}, pages = {116--125}, publisher = {Springer}, year = {1996}, url = {https://doi.org/10.1007/3-540-61730-2\_12}, doi = {10.1007/3-540-61730-2\_12}, timestamp = {Tue, 14 May 2019 10:00:48 +0200}, biburl = {https://dblp.org/rec/conf/fpl/TrainorW96.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.