@inproceedings{DBLP:conf/fpl/KohD07,
author = {Shannon Koh and
Oliver Diessel},
title = {Module Graph Merging and Placement to Reduce Reconfiguration
Overheads in Paged FPGA Devices},
booktitle = {FPL},
year = {2007},
pages = {293-298},
ee = {http://dx.doi.org/10.1109/FPL.2007.4380662},
crossref = {DBLP:conf/fpl/2007},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/fpl/2007,
editor = {Koen Bertels and
Walid A. Najjar and
Arjan J. van Genderen and
Stamatis Vassiliadis},
title = {FPL 2007, International Conference on Field Programmable
Logic and Applications, Amsterdam, The Netherlands, 27-29
August 2007},
booktitle = {FPL},
publisher = {IEEE},
year = {2007},
isbn = {1-4244-1060-6},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2009-06-10 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
