IP Validation for FPGAs Using Hardware Object Technology.

Steve Casselman John Schewel Christophe Beaumont IP Validation for FPGAs Using Hardware Object Technology. 487-494 1999 conf/fpl/1999 FPL db/conf/fpl/fpl1999.html#CasselmanSB99