Post-route LUT output polarity selection for timing optimization.

Kai Zhu Post-route LUT output polarity selection for timing optimization. 89-96 2007 conf/fpga/2007 FPGA http://doi.acm.org/10.1145/1216919.1216932 db/conf/fpga/fpga2007.html#Zhu07