Greg Snider Performance-constrained pipelining of software loops onto reconfigurable hardware. 177-186 2002 FPGA http://doi.acm.org/10.1145/503048.503075 db/conf/fpga/fpga2002.html#Snider02