BibTeX record conf/fpga/Parandeh-AfsharBI08

download as .bib file

@inproceedings{DBLP:conf/fpga/Parandeh-AfsharBI08,
  author       = {Hadi Parandeh{-}Afshar and
                  Philip Brisk and
                  Paolo Ienne},
  editor       = {Mike Hutton and
                  Paul Chow},
  title        = {A novel {FPGA} logic block for improved arithmetic performance},
  booktitle    = {Proceedings of the {ACM/SIGDA} 16th International Symposium on Field
                  Programmable Gate Arrays, {FPGA} 2008, Monterey, California, USA,
                  February 24-26, 2008},
  pages        = {171--180},
  publisher    = {{ACM}},
  year         = {2008},
  url          = {https://doi.org/10.1145/1344671.1344698},
  doi          = {10.1145/1344671.1344698},
  timestamp    = {Fri, 27 Mar 2020 09:01:36 +0100},
  biburl       = {https://dblp.org/rec/conf/fpga/Parandeh-AfsharBI08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.