Automatic Verification of Mixed-Level Logic Circuits.

F. Keith Hanna Automatic Verification of Mixed-Level Logic Circuits. 133-166 http://link.springer.de/link/service/series/0558/bibs/1522/15220133.htm 1998 conf/fmcad/1998 FMCAD db/conf/fmcad/fmcad1998.html#Hanna98