Odile Laurent Pierre Michel Virginie Wiels Using Formal Verification Techniques to Reduce Simulation and Test Effort. 465-477 2001 conf/fm/2001 FME http://link.springer.de/link/service/series/0558/bibs/2021/20210465.htm db/conf/fm/fme2001.html#LaurentMW01