![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/essderc/TanakaIS15
@inproceedings{DBLP:conf/essderc/TanakaIS15, author = {Chika Tanaka and Keiji Ikeda and Masumi Saitoh}, title = {New layout design methodology for monolithically integrated 3D {CMOS} logic circuits based on parasitics engineering}, booktitle = {45th European Solid State Device Research Conference, {ESSDERC} 2015, Graz, Austria, September 14-18, 2015}, pages = {258--261}, publisher = {{IEEE}}, year = {2015}, url = {https://doi.org/10.1109/ESSDERC.2015.7324763}, doi = {10.1109/ESSDERC.2015.7324763}, timestamp = {Sun, 25 Oct 2020 22:47:56 +0100}, biburl = {https://dblp.org/rec/conf/essderc/TanakaIS15.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.