BibTeX record conf/esscirc/YuanWWZWJZW15

• > Home > conf/esscirc/YuanWWZWJZW15

@inproceedings{DBLP:conf/esscirc/YuanWWZWJZW15,
  author       = {Shuai Yuan and
                  Liji Wu and
                  Ziqiang Wang and
                  Xuqiang Zheng and
                  Peng Wang and
                  Wen Jia and
                  Chun Zhang and
                  Zhihua Wang},
  editor       = {Wolfgang Pribyl and
                  Franz Dielacher and
                  Gernot Hueber},
  title        = {A 48mW 15-to-28Gb/s source-synchronous receiver with adaptive {DFE}
                  using hybrid alternate clock scheme and baud-rate {CDR} in 65nm {CMOS}},
  booktitle    = {{ESSCIRC} Conference 2015 - 41\({}^{\mbox{st}}\) European Solid-State
                  Circuits Conference, Graz, Austria, September 14-18, 2015},
  pages        = {144--147},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/ESSCIRC.2015.7313849},
  doi          = {10.1109/ESSCIRC.2015.7313849},
  timestamp    = {Thu, 27 Aug 2020 09:26:51 +0200},
  biburl       = {https://dblp.org/rec/conf/esscirc/YuanWWZWJZW15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}