BibTeX record conf/esscirc/SomasekharLBDLBD05

• > Home > conf/esscirc/SomasekharLBDLBD05

@inproceedings{DBLP:conf/esscirc/SomasekharLBDLBD05,
  author       = {Dinesh Somasekhar and
                  Shih{-}Lien Lu and
                  Bradley A. Bloechel and
                  Greg Dermer and
                  Konrad Lai and
                  Sjeljar Borkar and
                  Vivek De},
  editor       = {Laurent Fesquet and
                  Andreas Kaiser and
                  Sorin Cristoloveanu and
                  Michel Brillou{\"{e}}t},
  title        = {A 10Mbit, 15GBytes/sec bandwidth 1T {DRAM} chip with planar {MOS}
                  storage capacitor in an unmodified 150nm logic process for high-density
                  on-chip memory applications},
  booktitle    = {Proceedings of the 31st European Solid-State Circuits Conference,
                  {ESSCIRC} 2005, Grenoble, France, 12-16 September 2005},
  pages        = {355--358},
  publisher    = {{IEEE}},
  year         = {2005},
  url          = {https://doi.org/10.1109/ESSCIR.2005.1541633},
  doi          = {10.1109/ESSCIR.2005.1541633},
  timestamp    = {Fri, 28 Apr 2023 15:39:25 +0200},
  biburl       = {https://dblp.org/rec/conf/esscirc/SomasekharLBDLBD05.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}