![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/esscirc/KneipLVB22
@inproceedings{DBLP:conf/esscirc/KneipLVB22, author = {Adrian Kneip and Martin Lefebvre and Julien Verecken and David Bol}, title = {A 1-to-4b 16.8-POPS/W 473-TOPS/mm2 6T-based In-Memory Computing {SRAM} in 22nm {FD-SOI} with Multi-Bit Analog Batch-Normalization}, booktitle = {48th {IEEE} European Solid State Circuits Conference, {ESSCIRC} 2022, Milan, Italy, September 19-22, 2022}, pages = {157--160}, publisher = {{IEEE}}, year = {2022}, url = {https://doi.org/10.1109/ESSCIRC55480.2022.9911348}, doi = {10.1109/ESSCIRC55480.2022.9911348}, timestamp = {Tue, 07 May 2024 20:09:27 +0200}, biburl = {https://dblp.org/rec/conf/esscirc/KneipLVB22.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.