BibTeX record conf/esscirc/HaqueLHKJWPHD14

• > Home > conf/esscirc/HaqueLHKJWPHD14

@inproceedings{DBLP:conf/esscirc/HaqueLHKJWPHD14,
  author       = {Yusuf Haque and
                  Donald E. Lewis and
                  Rex Hales and
                  Ryan J. Kier and
                  Tracy Johancsik and
                  Paul T. Watkins and
                  William Picken and
                  Marcellus Harper and
                  Shyam Dujari},
  title        = {Time interleaved 16 bit, 250MS/s {ADC} using a hybrid voltage/current
                  mode architecture with foreground calibration},
  booktitle    = {{ESSCIRC} 2014 - 40th European Solid State Circuits Conference, Venice
                  Lido, Italy, September 22-26, 2014},
  pages        = {59--62},
  publisher    = {{IEEE}},
  year         = {2014},
  url          = {https://doi.org/10.1109/ESSCIRC.2014.6942021},
  doi          = {10.1109/ESSCIRC.2014.6942021},
  timestamp    = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl       = {https://dblp.org/rec/conf/esscirc/HaqueLHKJWPHD14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}