Optimizing the FPGA Memory Design for a Sobel Edge Detector.

Craig Moore Harald Devos Dirk Stroobandt Optimizing the FPGA Memory Design for a Sobel Edge Detector. 299-300 2009 ERSA conf/ersa/2009 db/conf/ersa/ersa2009.html#MooreDS09