dblp.uni-trier.dewww.uni-trier.de

DBLP Record 'conf/dsd/JahanianZ08'

BibTeX

@inproceedings{DBLP:conf/dsd/JahanianZ08,
  author    = {Ali Jahanian and
               Morteza Saheb Zamani},
  title     = {Performance and Timing Yield Enhancement using Highway-on-Chip
               Planning},
  booktitle = {DSD},
  year      = {2008},
  pages     = {165-172},
  ee        = {http://dx.doi.org/10.1109/DSD.2008.116},
  crossref  = {DBLP:conf/dsd/2008},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/dsd/2008,
  editor    = {Luca Fanucci},
  title     = {11th Euromicro Conference on Digital System Design: Architectures,
               Methods and Tools, DSD 2008, Parma, Italy, September 3-5,
               2008},
  booktitle = {DSD},
  publisher = {IEEE},
  year      = {2008},
  isbn      = {978-0-7695-3277-6},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

Copyright © 2009-09-14 by Michael Ley (ley@uni-trier.de)