Akhil Garg Prashant Dubey Fuse Area Reduction based on Quantitative Yield Analysis and Effective Chip Cost. 166-174 2006 conf/dft/2006 DFT http://doi.ieeecomputersociety.org/10.1109/DFT.2006.32 db/conf/dft/dft2006.html#GargD06