BibTeX record conf/date/ZhangZYZSPZCMSIC08

• > Home > conf/date/ZhangZYZSPZCMSIC08

@inproceedings{DBLP:conf/date/ZhangZYZSPZCMSIC08,
  author       = {Wanping Zhang and
                  Yi Zhu and
                  Wenjian Yu and
                  Ling Zhang and
                  Rui Shi and
                  He Peng and
                  Zhi Zhu and
                  Lew Chua{-}Eoan and
                  Rajeev Murgai and
                  Toshiyuki Shibuya and
                  Nuriyoki Ito and
                  Chung{-}Kuan Cheng},
  editor       = {Donatella Sciuto},
  title        = {Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power
                  Network},
  booktitle    = {Design, Automation and Test in Europe, {DATE} 2008, Munich, Germany,
                  March 10-14, 2008},
  pages        = {537--540},
  publisher    = {{ACM}},
  year         = {2008},
  url          = {https://doi.org/10.1109/DATE.2008.4484906},
  doi          = {10.1109/DATE.2008.4484906},
  timestamp    = {Fri, 24 Mar 2023 00:02:44 +0100},
  biburl       = {https://dblp.org/rec/conf/date/ZhangZYZSPZCMSIC08.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}