BibTeX record conf/date/JyuM95

download as .bib file

@inproceedings{DBLP:conf/date/JyuM95,
  author       = {Horng{-}Fei Jyu and
                  Sharad Malik},
  title        = {Prediction of interconnect delay in logic synthesis},
  booktitle    = {1995 European Design and Test Conference, ED{\&}TC 1995, Paris,
                  France, March 6-9, 1995},
  pages        = {411--417},
  publisher    = {{IEEE} Computer Society},
  year         = {1995},
  url          = {https://doi.org/10.1109/EDTC.1995.470363},
  doi          = {10.1109/EDTC.1995.470363},
  timestamp    = {Sat, 30 Sep 2023 09:38:41 +0200},
  biburl       = {https://dblp.org/rec/conf/date/JyuM95.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.