@inproceedings{DBLP:conf/date/GoelV08,
author = {Amit Goel and
Sarma B. K. Vrudhula},
title = {Current source based standard cell model for accurate signal
integrity and timing analysis},
booktitle = {DATE},
year = {2008},
pages = {574-579},
ee = {http://dx.doi.org/10.1109/DATE.2008.4484738},
crossref = {DBLP:conf/date/2008},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/date/2008,
title = {Design, Automation and Test in Europe, DATE 2008, Munich,
Germany, March 10-14, 2008},
booktitle = {DATE},
publisher = {IEEE},
year = {2008},
isbn = {978-3-9810801-3-1},
bibsource = {DBLP, http://dblp.uni-trier.de}
}
Last update 2009-06-09 CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
