Interface timing verification with delay correlation using constraint logic programming.

Pierre Girodias Eduard Cerny Interface timing verification with delay correlation using constraint logic programming. 12-19 1997 ED&TC http://dx.doi.org/10.1109/EDTC.1997.582324 conf/date/1997 db/conf/date/edtc1997.html#GirodiasC97