Saurabh K. Tiwary Pragati K. Tiwary Rob A. Rutenbar Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration. 31-36 2006 conf/dac/2006 DAC http://doi.acm.org/10.1145/1146909.1146921 db/conf/dac/dac2006.html#TiwaryTR06