BibTeX record conf/dac/JogMXXNID12

• > Home > conf/dac/JogMXXNID12

@inproceedings{DBLP:conf/dac/JogMXXNID12,
  author       = {Adwait Jog and
                  Asit K. Mishra and
                  Cong Xu and
                  Yuan Xie and
                  Vijaykrishnan Narayanan and
                  Ravishankar R. Iyer and
                  Chita R. Das},
  editor       = {Patrick Groeneveld and
                  Donatella Sciuto and
                  Soha Hassoun},
  title        = {Cache revive: architecting volatile {STT-RAM} caches for enhanced
                  performance in CMPs},
  booktitle    = {The 49th Annual Design Automation Conference 2012, {DAC} '12, San
                  Francisco, CA, USA, June 3-7, 2012},
  pages        = {243--252},
  publisher    = {{ACM}},
  year         = {2012},
  url          = {https://doi.org/10.1145/2228360.2228406},
  doi          = {10.1145/2228360.2228406},
  timestamp    = {Mon, 15 May 2023 22:11:15 +0200},
  biburl       = {https://dblp.org/rec/conf/dac/JogMXXNID12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}