FPGA area reduction by multi-output function based sequential resynthesis.

Yu Hu Victor Shih Rupak Majumdar Lei He FPGA area reduction by multi-output function based sequential resynthesis. 24-29 2008 DAC http://doi.acm.org/10.1145/1391469.1391478 conf/dac/2008 db/conf/dac/dac2008.html#HuSMH08