Yutaka Deguchi Nagisa Ishiura Shuzo Yajima Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits. 650-655 1991 DAC http://doi.acm.org/10.1145/127601.127745 db/conf/dac/dac91.html#DeguchiIY91