BibTeX record conf/dac/ChippaMRRC10

• > Home > conf/dac/ChippaMRRC10

@inproceedings{DBLP:conf/dac/ChippaMRRC10,
  author       = {Vinay K. Chippa and
                  Debabrata Mohapatra and
                  Anand Raghunathan and
                  Kaushik Roy and
                  Srimat T. Chakradhar},
  editor       = {Sachin S. Sapatnekar},
  title        = {Scalable effort hardware design: exploiting algorithmic resilience
                  for energy efficiency},
  booktitle    = {Proceedings of the 47th Design Automation Conference, {DAC} 2010,
                  Anaheim, California, USA, July 13-18, 2010},
  pages        = {555--560},
  publisher    = {{ACM}},
  year         = {2010},
  url          = {https://doi.org/10.1145/1837274.1837411},
  doi          = {10.1145/1837274.1837411},
  timestamp    = {Thu, 14 Oct 2021 10:30:30 +0200},
  biburl       = {https://dblp.org/rec/conf/dac/ChippaMRRC10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}