Xi Chen Abhijit Davare Harry Hsieh Alberto L. Sangiovanni-Vincentelli Yosinori Watanabe Simulation based deadlock analysis for system level designs. 260-265 2005 conf/dac/2005 DAC http://doi.acm.org/10.1145/1065579.1065647 db/conf/dac/dac2005.html#ChenDHSW05