Nisar Ahmed Mohammad Tehranipoor Vinay Jayaram Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design. 533-538 2007 conf/dac/2007 DAC http://doi.ieeecomputersociety.org/10.1109/DAC.2007.375222 db/conf/dac/dac2007.html#AhmedTJ07