![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/compcon/RobertsLT90
@inproceedings{DBLP:conf/compcon/RobertsLT90, author = {David Roberts and Tim Layman and George Taylor}, title = {An {ECL} {RISC} microprocessor designed for two level cache}, booktitle = {Intellectual Leverage: Thirty-Fifth {IEEE} Computer Society International Conference, Compcon Spring '90, San Francisco, California, USA, February 26 - March 2, 1992, Digest of Papers}, pages = {228--231}, publisher = {{IEEE} Computer Society}, year = {1990}, url = {https://doi.org/10.1109/CMPCON.1990.63680}, doi = {10.1109/CMPCON.1990.63680}, timestamp = {Wed, 16 Oct 2019 14:14:52 +0200}, biburl = {https://dblp.org/rec/conf/compcon/RobertsLT90.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.