BibTeX record conf/cicc/XuZHSLFQLWXMSO23

• > Home > conf/cicc/XuZHSLFQLWXMSO23

@inproceedings{DBLP:conf/cicc/XuZHSLFQLWXMSO23,
  author       = {Dingxin Xu and
                  Yuncheng Zhang and
                  Hongye Huang and
                  Zheng Sun and
                  Bangan Liu and
                  Ashbir Aviat Fadila and
                  Junjun Qiu and
                  Zezheng Liu and
                  Wenqian Wang and
                  Yuang Xiong and
                  Waleed Madany and
                  Atsushi Shirane and
                  Kenichi Okada},
  title        = {A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital {PLL} Achieving -63.7dBc
                  Fractional Spurs with 50MHz Reference},
  booktitle    = {{IEEE} Custom Integrated Circuits Conference, {CICC} 2023, San Antonio,
                  TX, USA, April 23-26, 2023},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.1109/CICC57935.2023.10121180},
  doi          = {10.1109/CICC57935.2023.10121180},
  timestamp    = {Mon, 05 Feb 2024 20:28:42 +0100},
  biburl       = {https://dblp.org/rec/conf/cicc/XuZHSLFQLWXMSO23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}