![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/cicc/MegahedRA19
@inproceedings{DBLP:conf/cicc/MegahedRA19, author = {Mohamed Megahed and Y. Ramadass and Tejasvi Anand}, title = {A Sub 1{\(\mu\)}W Switched Source + Capacitor Architecture Free of Top/Bottom Plate Parasitic Switching Loss Achieving Peak Efficiency of 80.66{\%} at a Regulated 1.8V Output in 180nm}, booktitle = {{IEEE} Custom Integrated Circuits Conference, {CICC} 2019, Austin, TX, USA, April 14-17, 2019}, pages = {1--4}, publisher = {{IEEE}}, year = {2019}, url = {https://doi.org/10.1109/CICC.2019.8780341}, doi = {10.1109/CICC.2019.8780341}, timestamp = {Fri, 13 Dec 2019 17:13:57 +0100}, biburl = {https://dblp.org/rec/conf/cicc/MegahedRA19.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.