default search action
BibTeX record conf/cdes/ThapliyalSRA05
@inproceedings{DBLP:conf/cdes/ThapliyalSRA05, author = {Himanshu Thapliyal and M. B. Srinivas and Rameshwar Rao and Hamid R. Arabnia}, editor = {Laurence Tianruo Yang and Hamid R. Arabnia and Yiming Li and Salam N. Salloum and Jos{\'{e}} G. Delgado{-}Frias}, title = {Verilog Coding Style for Efficient Synthesis In {FPGA}}, booktitle = {Proceedings of the 2005 International Conference on Computer Design, {CDES} 2005, Las Vegas, Nevada, USA, June 27-30, 2005}, pages = {85--90}, publisher = {{CSREA} Press}, year = {2005}, timestamp = {Mon, 10 May 2021 08:50:28 +0200}, biburl = {https://dblp.org/rec/conf/cdes/ThapliyalSRA05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.