S. Ramesh Purandar Bhaduri Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study. 84-95 http://dx.doi.org/10.1007/3-540-48683-6_10 1999 conf/cav/1999 CAV db/conf/cav/cav99.html#RameshB99