Cycle-time aware architecture synthesis of custom hardware accelerators.

Mukund Sivaraman Shail Aditya Cycle-time aware architecture synthesis of custom hardware accelerators. 35-42 2002 conf/cases/2002 CASES http://doi.acm.org/10.1145/581630.581637 db/conf/cases/cases2002.html#SivaramanA02