![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/cases/DuongKZV12
@inproceedings{DBLP:conf/cases/DuongKZV12, author = {Nam Duong and Taesu Kim and Dali Zhao and Alexander V. Veidenbaum}, editor = {Ahmed Jerraya and Luca P. Carloni and Vincent John Mooney III and Rodric M. Rabbah}, title = {Revisiting level-0 caches in embedded processors}, booktitle = {Proceedings of the 15th International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, {CASES} 2012, part of the Eighth Embedded Systems Week, ESWeek 2012, Tampere, Finland, October 7-12, 2012}, pages = {171--180}, publisher = {{ACM}}, year = {2012}, url = {https://doi.org/10.1145/2380403.2380435}, doi = {10.1145/2380403.2380435}, timestamp = {Thu, 11 Mar 2021 17:04:51 +0100}, biburl = {https://dblp.org/rec/conf/cases/DuongKZV12.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.