![](https://dblp.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de/img/search.dark.16x16.png)
default search action
BibTeX record conf/ats/MajumdarJ18
@inproceedings{DBLP:conf/ats/MajumdarJ18, author = {Amitava Majumdar and Balakrishna Jayadev}, title = {Handling Clock-Domain Crossings in Dual Clock-Edge Logic for DFx Features}, booktitle = {27th {IEEE} Asian Test Symposium, {ATS} 2018, Hefei, China, October 15-18, 2018}, pages = {36--41}, publisher = {{IEEE}}, year = {2018}, url = {https://doi.org/10.1109/ATS.2018.00018}, doi = {10.1109/ATS.2018.00018}, timestamp = {Thu, 18 Apr 2024 21:34:14 +0200}, biburl = {https://dblp.org/rec/conf/ats/MajumdarJ18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
![](https://dblp.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.