Tiberiu Chelcea Girish Venkataramani Seth Copen Goldstein Area Optimizations for Dual-Rail Circuits Using Relative-Timing Analysis. 117-128 2007 conf/async/2007 ASYNC http://doi.ieeecomputersociety.org/10.1109/ASYNC.2007.10 db/conf/async/async2007.html#ChelceaVG07